

INTEGRATED SYNCHRONOUS MEMORY AND MEMORY CONFIGURATION HAVING  
A MEMORY MODULE WITH AT LEAST ONE SYNCHRONOUS MEMORY

5

Background of the Invention:

Field of the Invention:

The present invention relates to an integrated synchronous memory that can be operated at different operating frequencies  
10 and also to a memory configuration having a memory module on which at least one such synchronous memory is disposed.

Integrated synchronous memories, such as synchronous DRAM memories using "Double Data Rate" architecture (DDR DRAMs),  
15 have comparatively high switching and access speeds. Such integrated memories generally have a clock signal that is normally supplied externally by a controller, for example. The controller is connected to a connection on the memory or on a memory module on which, usually, a plurality of such  
20 memories are disposed. In this context "timing parameters" are specified for the operation of such a memory configuration, for example delay times, which, particularly for read access to a memory, define the relationship between the supplied clock signal and valid data which are to be  
25 output. Such timing parameters are generally set using a "delay locked loop (DLL) circuit", on account of process

variations in the manufacturing process, temperature variations and with regard to different operating frequencies.

Particularly in the case of DDR DRAMs with high switching speeds, the problem arises that the frequency range of the operating frequency at which the memory operates in normal mode becomes comparatively large. This places great demands on the DLL circuits in the memory, especially. In particular, a variably adjustable delay line of a DLL circuit needs to have a high resolution. A high resolution for a delay line in a DLL circuit is achieved by inverter stages with a short delay, for example. By contrast, a long overall delay in the inverter line needs to be achieved for low frequencies. Accordingly, a large number of inverter stages needs to be provided. A large number of inverter stages is in turn disadvantageous for high operating frequencies, since increased current consumption and losses of yield may result in this case.

## 20 Summary of the Invention:

It is accordingly an object of the invention to provide an integrated synchronous memory and a memory configuration having a memory module with at least one synchronous memory that overcomes the above-mentioned disadvantages of the prior art devices of this general type, in which optimum functionality of the memory can be ensured both in a high

frequency range and in a low frequency range of the operating frequency.

With the foregoing and other objects in view there is  
5 provided, in accordance with the invention, an integrated  
synchronous memory operable at different operating  
frequencies. The memory contains a register storing a  
frequency-range information item regarding whether the  
integrated synchronous memory operates in a first frequency  
10 range or in a second frequency range in an application, the  
second frequency range being lower than the first frequency  
range. A subcircuit has a mode of operation controlled on a  
basis of the frequency-range information item stored in the  
register, the register is connected to the subcircuit.

15

It is also an object of the present invention to specify a  
memory configuration having a memory module on which at least  
one such synchronous memory is disposed.

20 The inventive integrated synchronous memory has a register  
which can store a frequency-range information item regarding  
whether the memory is operated at least in a first or in a  
lower, second frequency range in an application. The memory  
can be operated in two or more different frequency ranges.  
25 The stored frequency-range information item in the register  
can be taken as a basis for controlling the mode of operation

of a subcircuit in the memory. Storing the frequency-range information item in the register thus provides the opportunity for optimum alignment of the synchronous memory functionality both with high operating frequencies and with low operating  
5 frequencies by using the information item to control the mode of operation of subcircuits in the memory.

The inventive memory configuration has a memory module on which at least one such synchronous memory is disposed, and  
10 also a controller that can be connected to the memory module and sets the register in the memory or memories in the memory module. Therefore, in the application, the controller can notify each memory in the memory module of whether the operating frequency of the memory configuration is in a higher  
15 or lower frequency range.

In line with one embodiment of the invention, the frequency-range information item is stored in a "mode register" in the memory. The mode register can be set by the controller,  
20 particularly during initialization, using a "Mode Register Set" command (MRS command). The mode register in an SDRAM is intended, in particular, to define a particular operating mode for the SDRAM. The mode register is used to stipulate, by way of example, a burst length, a burst type and the "CAS latency"  
25 for the memory. In the mode register, the invention reserves

a further bit for the frequency-range information item, for example in order to define two frequency ranges.

In another embodiment of a memory configuration in accordance  
5 with the invention, a programmable read-only memory, for example in the form of an EPROM, is provided for storing a module information item regarding the cut-off frequency used for operating the memory module in an application. The controller reads the module information item from the read-  
10 only memory and sets the respective register in the integrated memories, disposed on the memory module, with the corresponding frequency-range information item. In one development of such a memory configuration, the memory module is in the form of a "DIMM module", the integrated memories  
15 disposed on the memory module are in the form of SDRAMs, and the read-only memory is in the form of a serial programmable device (SPD) register. Such an embodiment of a memory configuration is used in computer systems, in particular. In this case, the SPD register is evaluated by the PC-BIOS.

20

In line with one advantageous embodiment of the invention, the second, lower frequency range of the operating frequency can be configured as an energy-saving mode of operation for reducing the operating current. In this mode of operation,  
25 the controller writes the corresponding frequency-range information item to the respective register in the integrated

memories disposed on the memory module. In line with this embodiment, the frequency-range entries in the register can thus be changed by the controller a plurality of times, for example in order to optimize the energy consumption of the  
5 memory configuration for mobile applications.

In line with one development of the inventive integrated memory, the subcircuit contains a DLL circuit having a variable delay. The delay of the DLL circuit can be altered  
10 on the basis of the stored frequency-range information item in the register. This permits optimal alignment of a DLL circuit with different frequency ranges of an operating frequency.

In accordance with an added feature of the invention, the DLL  
15 circuit has a signal path with a delay line. The delay line has parts able to be connected or disconnected on a basis of the frequency-range information item stored in the register.

In accordance with a further feature of the invention, the DLL  
20 circuit contains a signal path having a delay line with a series circuit formed of inverter stages. The inverter stages have a switching speed controlled on a basis of the frequency-range information item stored in the register.

25 Other features which are considered as characteristic for the invention are set forth in the appended claims.

Although the invention is illustrated and described herein as embodied in an integrated synchronous memory and a memory configuration having a memory module with at least one  
5 synchronous memory, it is nevertheless not intended to be limited to the details shown, since various modifications and structural changes may be made therein without departing from the spirit of the invention and within the scope and range of equivalents of the claims.

10

The construction and method of operation of the invention, however, together with additional objects and advantages thereof will be best understood from the following description of specific embodiments when read in connection with the  
15 accompanying drawings.

Brief Description of the Drawings:

Fig. 1 is a block diagram of an embodiment of an integrated synchronous memory in accordance with the invention;

20

Fig. 2 is a block diagram of an embodiment of an inventive memory configuration with a memory module and a controller;

Fig. 3 is a block diagram of an embodiment of a DLL circuit in  
25 the integrated synchronous memory in accordance with the invention; and

Fig. 4 is a circuit diagram of another embodiment of the DLL circuit in the integrated synchronous memory in accordance with the invention.

5

Description of the Preferred Embodiments:

Referring now to the figures of the drawing in detail and first, particularly, to Fig. 1 thereof, there is shown an integrated synchronous memory 1 which contains a DLL circuit

10 2. In addition, a mode register 3 is provided which stores, besides a burst length, for example, a burst type and a CAS latency, a frequency-range information item which reveals whether the memory is operated in a higher or a lower frequency range in an application. By way of example, the  
15 frequency-range information item is stored in register bit A9 in the mode register 3 and can be read from the register 3 using a signal DR. The register 3 in the present exemplary embodiment is an extended mode register.

20 Fig. 1 also shows an exemplary embodiment of the DLL circuit 2. At an input IN, a controller applies an external clock signal, for example. At an output OUT, a correspondingly set internal clock signal can be removed. In addition, the DLL circuit has a delay line 21, a feedback loop 23, a phase  
25 detector 24 and a control circuit 25. The control circuit 25 is used to make appropriate adjustments to the variably



adjustable delay line 21. In addition, the delay line 21 in the DLL circuit 2 can be set on the basis of the stored frequency-range information item DR in the mode register 3. Therefore, the DLL circuit 2 can be notified of whether the memory is operated in the higher or the lower frequency range.

Fig. 2 shows an embodiment of an inventive memory configuration with a memory module 10 and a controller 12. In the present exemplary embodiment, a plurality of synchronous memories 1-1 to 1-n with a respective mode register 3-1 to 3-n are disposed on the memory module 10. The controller 12 is connected to the memory module 10 and to each of the memories 1-1 to 1-n. The memory module 10 also has a programmable read-only memory 11 on it in the form of an EPROM which is used for storing a module information item regarding the cut-off frequency at which the memory module 10 is operated in an application.

The module information item MI can be read by the controller 12, for example when initializing a computer system that contains the memory configuration shown. The controller 12 then sets the respective register 3-1 to 3-n with the corresponding frequency-range information item. In the embodiment shown in Fig. 2, the memory module 10 is in the form of a DIMM module, the memories 1-1 to 1-n are in the form of SDRAMs, and the read-only memory 11 is in the form of an

SPD register. In addition, the controller 12 writes a corresponding frequency-range information item to the registers 3-1 to 3-n in the respective memories 1-1 to 1-n for an energy-saving mode of operation of the memory configuration. In the energy-saving mode of operation, the memories 1-1 to 1-n are operated in the low frequency range.

If the memories 1-1 to 1-n are not disposed on a DIMM module having a read-only memory 11, as shown in Fig. 2, but rather are part of a graphic system, the registers 3-1 to 3-n are set by the controller 12 without prior reading of a read-only memory. In this context, the respective frequency-range information item is stipulated by the manufacturer of the graphic system, who knows the memory type used.

Fig. 3 shows an embodiment of a variably adjustable DLL circuit in an inventive integrated memory as shown in Fig. 1. A delay line 21 has a plurality of delay line sections 210 and 212. The delay line 210 contains a plurality of inverter stages 221 to 22n, with the connecting nodes of the inverter stages being connected to a multiplexer 211. A respective connecting node is selected and advanced using control signal S from the control circuit 25. A multiplexer 213 selects whether the delay line 212 is connected to the delay line 210 on the basis of the frequency-range information item DR. In this case, the additional delay line 212 is activated for the

lower frequency range. The delay time in the delay line 212 is many times greater than the delay time of the element 222 in this case.

5 Fig. 4 shows another embodiment of the DLL circuit in the memory as shown in Fig. 1. The delay line 21 contains a series circuit containing inverter stages 221 to 22n. Each inverter stage contains an inverter with switching transistors PT2 and NT1 and current-source transistors PT1 and NT2. The  
10 switching speed of the inverter stages 221 to 22n can be controlled by varying the switching voltage of the transistors PT1 and NT2. The control voltages PBIAS and NBIAS are set on the basis of the frequency-range information item DR using the multiplexer 214 and 215. The voltages PBIAS1 and NBIAS2 have  
15 higher values than the voltages PBIAS2 and NBIAS1. To set a lower frequency range, a comparatively high voltage PBIAS1 and a comparatively low voltage NBIAS1 are applied to the respective current-source transistors PT1 and NT2. These transistors therefore have a comparatively low current driver  
20 capability. To set a higher frequency range, the voltage PBIAS is lowered and the voltage NBIAS is raised (PBIAS2, NBIAS2). In this context, multiplexers 214 and 215 are actuated on the basis of the frequency-range information item DR.